Sequence diagrams are often used in the modular design of softwares. In this paper, we propose a method to verify correctness of sequence diagrams. With this method, using the process algebra CSP, concurrent systems can be synthesized from a number of sequence diagrams. We define new CSP operators for the synthesis of sequence diagrams. We also report on a tool implementing our synthesis method and demonstrate how the tool analyzes sequence diagrams.
Introduction
The requirements for the software systems become more complicated and diversified in recent years. To implement such complex systems, component-based programming has spread.
UML diagrams are often used for designing software components. UML is a standardized modeling language developed by OMG. Especially in upstream development, UML sequence diagrams are frequently used to understand and verify the behavior of components.
However, the UML specification is complicated and flexible. So it is difficult to verify UML diagrams automatically. It has relied on manual review to find mistakes such as inconsistencies and insufficient refinements between sequence diagrams. If such mistakes are found in a late development stage, it may take a lot of time and cost to correct them.
In this paper, we define a subset of sequence diagrams with formal semantics and propose a method to verify correctness of the sequence diagrams. With this method, developers can clarify the specifications by using formal description and find bugs by using automatic verification.
Compared with the related works described in Sect. 7, the main advantage of this work is nondeterminism can be considered. It means that our approach can handle abstract sequence diagrams. Sequence diagrams are often abstract in early development stage. Our approach can be applied to such diagrams.
To verify sequence diagrams, we propose a synthesis method of a formal expression called CSP (Communicating Sequential Processes) [1] , [2] from sequence diagrams in order to find mistakes in the early design stage based on the process algebra CSP. This synthesis method consists of two steps: At first, an order of sending and receiving is extracted from a sequence diagram for each component and it is formally expressed as a CSP process. Next, two or more CSP processes extracted from a number of sequence diagrams for the component is combined to a CSP process which represents the whole behavior of the component. This synthesis method allows us to verify properties of the concurrent system consisting of the components by using CSP-tools, for example, the model checker FDR [3] . The paper is organized as follows: First, we briefly explain sequence diagram. In Sect. 3, we introduce CSP and give new operators • and $ for combining two or more sequence diagrams. Then, the synthesis method is presented. In Sects. 4 and 5, we report on a sequence diagram synthesizer which is an implementation of our synthesis method and demonstrates the tool by a shopping site example. Finally, in Sect. 6, we discuss related works.
Sequence Diagrams
Sequence diagram is one of the diagrams defined in UML, which represents the flow of messages between objects chronologically. UML is a specification language for object modeling developed and standardized by OMG.
A sequence diagram consists of lifelines, messages, activations, and state invariants. Figure 1 is an example of a sequence diagram.
Each element is explained as follows.
• Lifeline: A lifeline is described in a dotted line, and shows the existence of the object. At the head of the lifeline, the object which the lifeline represents is shown by a rectangle or a stickman shape. The rectangular object shows a component in the system, and the object of the stickman shape shows an actor outside of the system. • Message: Sent and received messages are described by arrows between lifelines. A return message is described in a dotted arrow. In this paper, we assume that every message is synchronous and it must have a return message.
• Activation: An activation shows the period during which the object is performing a procedure. An activation is described in a thin rectangle on the lifeline. • State invariant: A state invariant is a runtime constraint on the participants of the interaction. An state invariant is described in a text in curly bracket on the lifeline.
In this paper, the set Designs of sequence diagrams is defined as follows. For example, Fig. 1 can be formalized as follows. 
Designs
D 1 = {S D 1 , S D 2 } ∈ Designs {S D 1 , S D 2 } ⊆ S Ds S D 1 = {T 1 , T 2 , T 3 , T 4 , T 5 , T 6 , T 7 , T 8 } S D 2 = {T 9 , T 10 , T 11 , T 12 } {T 1 , T 2 , . . . , T 12 } ⊆ T ransitions T 1 = (U ser, d, M 1 , i 1 ) T 2 = (U ser, i 1 , M 3 , loggedin) T 3 = (U ser, loggedin, M 2 , i 2 ) T 4 = (U ser, i 2 , M 3 , loggedin) T 5 = (S ystem, d, M 1 , i 3 ) T 6 = (S ystem, i 3 , M 3 , d) T 7 = (S ystem, d, M 2 , i 4 ) T 8 = (S ystem, i 4 , M 3 , d) T 9 = (U ser, d, M 1 , i 5 ) T 10 = (U ser, i 5 , M 4 , d) T 11 = (S ystem, d, M 1 , i 6 ) T 12 = (S ystem, i 6 , M 4 , d) {M 1 , M 2 , M 3 , M 4 } ⊆ Messages M 1 = Login = (login, U ser, S ystem) M 2 = Add = (addT oCart, U ser, S ystem) M 3 = OK = (ok, S ystem, U ser) M 4 = NG = (ng, S ystem, U ser)
Process Algebra CSP

Introduction to CSP
Process algebra is a theory to describe and to analyze concurrent processes. CSP is a fundamental process algebra that has been successfully applied in various areas, for example, train control system and security protocol [1] , [2] , [4] , [5] .
Behaviors and structures of concurrent processes can be formally described in CSP, and then the properties, e.g. deadlock-freeness, livelock-freeness, and refinement relations, can be verified by CSP-tools such as the model checker FDR [3] .
CSP processes can be expressed with more than 10 operators, but we introduce the sub-calculus of CSP, which is essential for describing sequence diagrams, defined by the following grammar.
where a is an event name, X and Y are sets of events, and PN is a process name defined by the form of PN = P. Each operator is explained as follows.
• Prefix: a → P (a -> P in FDR) can perform the event a, and thereafter behaves like the process P.
• External choice: P Q (P [] Q in FDR) is a process that behaviors like P or Q. The choice of P or Q depends on the next event. This choice can be controlled from the outside, i.e. the other processes or the environments.
• Internal choice: P Q (P |˜| Q in FDR) is a process that behaviors like P or Q. This choice is internally (nondeterministically) decided, and cannot be controlled from the outside.
means P (resp., Q) can independently perform events in (X − Y) (resp., (Y − X)), and P and Q have to synchronize through events in (X ∩ Y).
• Hiding: P \ X (P \ X in FDR) behaves like P except that events in X are hidden. Figure 2 is an example of CSP parallel process. P1 is an process which repeats the sequential execution of in, sync, and sync. P2 is an process which repeats the sequential execution of sync, out, and sync. In the parallel process S YS , P1 and P2 synchronize with sync only. Therefore, at first P1 performs in independently, then P1 and P2 synchronize with sync, then P2 performs out independently, then P1 and P2 synchronize with sync again, and then this behavior is repeated. Hence, S YS behaves like the following sequential process S YS .
S YS
= in → sync → out → sync → S YS
CSP Equivalence and Refinements
There are some well-known models to define equivalence and refinement relations of CSP processes. In this section, we briefly explain the traces model and the failures model. In the traces model, the equivalence and the refinement relations are defined with the set traces(P) which is the set of traces, i.e. event sequences, that the process P can execute. For example, the set of traces for the operators →, , and are defined as follows:
traces(P)} traces(P Q) = traces(P) ∪ traces(Q) traces(P Q) = traces(P) ∪ traces(Q)
The trace-equivalence and the trace-refinement are defined as follows:
where P T Q means Q refines P.
In the failures model, equivalence and refinement relations are defined with traces(P) and f ailures(P) which is the set of pairs (s, X), where s is a trace of P and X is the set of events P refuses after the execution of s. For example, the set of failures for the operators and are defined as follows:
where it is important to note the difference of the two failures. This means that the failures model can distinguish determinism and nondeterminism. The failure-equivalence and the failure-refinement are defined as follows:
where P F Q means Q refines P. The failures model cannot treat livelock correctly. However, according to our definition of sequence diagram, each transition must have at least one message. States are changed only after sending or receiving a message, so livelock is not generated in sequence diagrams.
Extended CSP for Sequence Diagrams
Semantics of Sequence Diagrams
The semantics of sequence diagrams can be given with CSP, where each message in sequence diagrams is translated to a CSP event and a sequence is translated to a CSP process. For example, the System component in sequence diagrams given in Fig. 1 can be translated to CSP as follows:
is a CSP process corresponding to a sequence T , and M is a mapping from message structures to CSP events.
The process P seq D is formally defined as follows.
Note that there are several sequences starting from S 2. P st D (C, S 2) is a result of merging every sequence starting from S 2. The detailed definition will be presented in Sect. 4.2. We will define it to realize our intuition.
There are three major expectations for merging sequences. First, the component can perform all original sequences. One of the sequences starting from S 2 is selected and processed. Second, same transition can appear in different sequence diagrams. If several sequences start from the same state and have the same message, these are representing exactly same behavior. We do not distinguish which sequence is selected. Finally, in an abstract level, the sender should nondeterministically select one message just before it sends the message. For example, in Fig. 1 , there are 2 login messages. These 2 messages are representing exactly the same message. The diagram represents that sometimes S ystem replies ok and sometimes replies ng. The decision is nondeterministically made by S ystem after login message is received.
Sequence Diagram Synthesis Operators
According to the expectation given in Sect. 4.1, we define two new sequence diagram synthesis operators: Sequence Diagram Merging Operator • and Sending Event Internalization Operator $. With these operators, the synthesized process from P, Q, R... is described as (P• Q•R...)$Σ!. Here Σ! is a set of events which these components P, Q, R..ṡend. The operator • is used for combining the same events in different sequence diagrams, and the operator $ is used for internalizing choices of sending events because they should be decided in sender processes without depending on environments.
The grammar of our CSP including the sequence diagram synthesis operators • and $ is defined.
Definition 1:
Our CSP syntax is defined by
where a is an event name, X and Y are sets of events, and PN is a process name defined by PN = P.
We separate the parallel and hiding operators from the other operators. It means connections between components are not dynamically changed. It is a future work to extend our method to dynamically changing system structures.
Before giving the formal semantics of the new operators, we briefly explain the expected properties for the synthesis operators.
(1) The synthesized process can perform all original sequences. In other words, following processes are trace equivalent. Note they are not necessarily failure equivalent.
The same event often appears in different sequence diagrams. In this case, the combined process should have the same next state after the event occurs. For example, if a → b → P and a → c → Q are the sequences of a component, the component should be able to handle both b and c after a.
Two choice operators and have been given in CSP, but these operators cannot represent such type of synthesis. For general, the following equation is expected to hold.
Different events make choices of behaviors. Here it is important to note the difference between sending and receiving. One of the sending events should be selected by the process sending it, while one of the receiving events should be selected by the other process, thus senders or environments. Therefore, the following equations are expected to hold.
where a Σ!, b Σ!
We define the semantics of P • Q and P$Σ! with traces and failures to satisfy these expected properties. To satisfy the expectation (2), operator • is defined as combining the same events to one event. To satisfy the expectation (3), operator $ is defined as internalizing sending events.
The synthesis process P • Q is similar to the external choice P Q except that the same events are combined to an event. To do that, if P and Q can execute the same trace s and they do not refuse the same event a after s, then P • Q does not refuse it either. This meaning of P • Q is defined as follows.
Definition 2:
where g(s, P) requires that the trace s is not refused by the process P, and it is defined as follows.
The associative law and the commutative law for • hold.
By these laws, we can use the replicated form without respect to the order of synthesis of n processes. We use the following syntax sugars to describe composition of n processes by •, , and .
Then, the following Theorem 1 holds.
Theorem 1:
(
where I is a non-empty finite index set. These equations can be proved by the following lemmas:
Theorem 1(1) can be applied if all events are the same. Theorem 1(2) can be applied if all events are different. In other cases, we can remove • from CSP formula using following corollary.
Corollary 1:
where
Note P a contains • in its definition. Therefore, this corollary is not enough to define •. It can be defined by the fixed point of the equation in the corollary, but it is more tractable to use traces and failures like in Definition 2.
Selections of sending events in the synthesized process have to be internalized. It can be realized by the operator $ defined as follows.
Definition 3:
traces(P$Z) = traces(P) f ailures(P$Z) = f ailures(P)
The condition (X ⊆ Y ∪ Z) means events in Z can be refused in P$Z, and the last condition (a X) requires that only one event is not refused at least. Then, the following Theorem 2 holds † .
Theorem 2:
(1) (
where A is a set of events, and
where "−" means the difference of sets † † .
In Theorem 2(3), the operator represents timeout and it is a syntax sugar defined as follows.
P Q = (P Q) Q
It intuitively means that P Q now behaves like P and it behaves like Q after a while.
Before defining the operator $ and proving Theorem 2(3), we did not have a clear prediction about the behavior of the mix case of sending and receiving. Theorem 2(3) gives a clear solution to the case.
In addition, some properties of the operators • and $ have been proved. For example, the two operators preserve the failures-refinement as follows.
Especially, the operator • is very carefully defined for preserving the refinement. For example, the condition s ∈ traces(P) is similar to and easier than g(s, P) used in the definition of •, and can be used instead for defining a similar operator to •. However, the similar operator does not preserve the refinement. Using g(s, P) is an important idea in this work.
Using these definitions, corollary and preservation of † Theorem 2 also hold for any set Z instead of Σ!, but here we give an instance for clarification.
† † See http://dr.asukaze.net/sd2csp/ for the proof.
the failures-refinement, the original expectations hold as follows.
Proof: traces(P Q) = traces(P • Q) and traces( P$Z) = traces(P) by definitions.
where a ∈ Σ!, b ∈ Σ!. Proof:
First transform is derived by Theorem 1(2) and second transform is derived by Theorem 2(2).
where a Σ!, b Σ!. Proof:
First transform is derived by Theorem 1(2) and second transform is derived by Theorem 2(1). In these proofs, we can apply theorems to sub-formulas because our operators preserves the failures-refinement.
Using • operator, we can compute
, S = prev(T )} and tr(D) is the set of all transitions in diagram D, comp(T )
is the component for transition T , and prev(T ) is the previous state for transition T .
From the definitions, following property holds.
For example, the System component in Fig. 1 behaves as follows.
If the initial state for each component Init is given, we can define a CSP process representing whole design.
∃T ∈ tr(D). M = mes(T ), C = sender(M)} and mes(T ) is the message for transition T and sender(M)
is the sender for message M.
For example, the user and the system in Fig. 1 behave as follows.
It represents that the user starts from the default state and its sending message is Login and Add, and the system starts from the default state and its sending message is OK and NG.
When the sequence diagram is refined with component dividing, the sending and receiving between components that have been defined before refinement are preserved. Therefore, the correctness of the refinement can be verified with equality of CSP processes.
where "−" means the difference of the sets, and
In sequence diagrams, developers may or may not write concrete data on messages. Without concrete data, messages are nondeterministically selected by sender processes and deterministically received by receiver processes. While other formal methods like I/O automata can express concrete data passing, CSP failures model can verify models without concrete data.
Transformation to Standard CSP Process
We present a method for transforming any process P st D (C, S )$Σ! to a failure-equivalent process S ynth D (C, S) in standard CSP.
where Σ! D (C) is the set defined in Sect. 4.2 and it means that the tools for standard CSP can be applied to S ynth D (C, S) in order to verify the extended CSP processes with • and $ for sequence diagrams Synth is defined as follows:
and receiver(M) is the receiver for message M.
receiver(M) ∈ {CR | ∃MN.∃CS. M = (MN, CS, CR)}
For example, the System component in Fig. 1 
} is transformed to the following process S ynth D 1 (S ystem, {d}) .
S is a subset of the component's state. So, in the worst case, the computational complexity to generate standard CSP process from a sequence diagram design is O(2 N ) for state count N. However, for practical cases, most of them are not reachable from the initial state. We can start calculation from the initial state and proceed with necessary states. For example, the system in Fig. 1 has 4 states (2 N = 16), but only 3 subsets of these are reachable from the default state. The translation finishes in a couple of seconds in our experiments using a laptop computer with 1.8 GHz CPU.
SD2CSP: A Conversion Tool
To find mistakes of sequence diagrams using CSP-tools such as the model checker FDR, a tool which converts sequence diagrams into CSP processes is required. We developed a tool named SD2CSP that converts the sequence diagrams into extended CSP processes with the synthesis operators • and $, and then transforms them to Standard CSP processes as explained in Sect. 4.3. SD2CSP reads the standard XMI file where information in sequence diagrams is described, and it outputs the FDR description which contains the CSP processes of the sequence diagrams. The XMI format is a XML format provided as OMG standard to exchange the UML model. To read the XMI file by SD2CSP, the model elements must be lined up in the time series. The model checker FDR is a standard CSP-tool. Therefore, SD2CSP with help of FDR can verify refinements between sequence diagrams. Figure 3 is a screen shot of SD2CSP. SD2CSP runs on Eclipse platform. Using UML editor plugins, sequence diagrams can be designed and converted to CSP processes seamlessly. Figure 4 is an example output for S ynth D 1 (S ytem, {d}).
An Example of Verification
We demonstrate how SD2CSP with help of FDR can verify concurrent systems by a shopping site example. This shopping site provides following functions: displaying all sold items, adding items to the cart, purchasing, displaying recipe of recommended dish. Login and logout is necessary to use these functions.
In the abstract design level, we assume that all functions are achieved by a single component named System. In this example, state invariants are used for representing the login state and the logout state of the user, and the empty state and the non-empty state of the cart in the system. This abstract design level is modeled in 14 sequence diagrams (Fig. 5 ).
In the concrete design level, we classifies the functions of this shopping site under three features: users management, commodities selling, and recipe offering. Therefore, the component System is divided into the three components UserManager, MarketSite, and RecipeSite for the three functions (Fig. 6) , Now, by our tool SD2CSP with help of FDR, we can check whether the concrete sequence diagrams correctly refines the abstract sequence diagrams. As the result of this verification, we found an error. This error is analyzed and corrected as follows:
1. Analysis: According to the FDR debugger, the error occurs after the user logged out and logged in again.
After the re-login, as a reply of the message "showCart", system returns "empty" at the abstract level but "cartInfo" at the concrete level. 2. Conjecture: The component MarketSite sends the messages "empty" in the state "default " and sends the message "cartInfo" in the state "haveCart". Therefore, we can guess that the error is caused by forgetting updates of state of MarketSite. 3. Check: By checking the two right sequence diagrams in Figs. 5 and 6, we can find out the cause as follows.
In the abstract level, if the message "logout" is sent, the system clears the cart. However, in the concrete level, MarketSite manages the cart, but nothing is sent to MarketSite. 4. Correction: Considering the information above, this error can be corrected by clearing the cart in the concrete level at each logout (i.e. the right one of Fig. 6 ). We add the message "clearCart" from System to MarketSite as shown in Fig. 7 .
Then, we have confirmed that the corrected concrete sequence diagrams refines the abstract sequence diagrams by SD2CSP and FDR. As shown in this example, using SD2CSP and FDR, we can check the refinement between two specifications at different abstract levels in the early stage. If an error is found in the refinement, we can correct the detected part. This tool helps improving the software quality without rework cost.
Related Works
There are some other studies for synthesis of state-based model from scenario-based model.
A.W. Biermann has proposed a method for automatic program generation from execution step of sample calculation [6] . This method constructs state transition model from executed instructions and conditions satisfied in each step.
Steps could be combined to one state if they have the same instruction. To generate deterministic program, states are divided if they have two or more transitions with the same condition and different destinations. The generation tool outputs a deterministic program with the minimum number of states.
E. Mäkinen has proposed a tool named "MAS" [7] , in which a similar idea to [6] is applied to sequence diagrams. In this method, sending events are assigned to states and receiving events are used as transition conditions. MAS generates deterministic state transition model by a similar algorithm to [6] . When the generated model is different from the expectations, the model can be modified by entering counterexamples.
Biermann's method [6] and Makinen's method [7] generates compact deterministic state-based models that can execute input scenarios. However, these methods are not necessarily available in the early design stage because nondeterminism exists there. Our tool SD2CSP is available to sequence diagrams even if details in the components have not been decided because our method uses the failures model in CSP, where nondeterminism can be considered.
The approach using Live Sequence Chart has been proposed by D. Harel et al. [8] . Live Sequence Chart is an extension of sequence diagrams, it can describe a conditional scenario that must occur when the condition is satisfied. By explicitly giving such conditions in Live Sequence Chart, the meaning of the scenarios are clarified, the state transition model satisfying the conditions can be derived.
However, in the actual software development, to exactly define all the conditions of scenarios is not easy because the conditions can depend on internal states in objects which have not been fixed in the early design stage. Our method is available for normal sequence diagrams without such explicit conditions. R. Alur et al. have proposed a method using a chart named "HMSC" [9] . HMSC shows the execution order between message sequence charts. Based on this approach, Message Sequence Chart plugin (LTSA-MSC), which is a plugin for LTSA model checker, has been developed [10] . LTSA-MSC verifies message sequence charts and a HMSC on LTSA model checker.
When using LTSA-MSC, nondeterminism can be described in HMSC, but behaviors described in each sequence chart must be deterministic. Therefore, if sequence charts contain nondeterminism, they must be carefully divided at the nondeterministic points to create the HMSC model. Each component selects a message it sends, but the selection procedure may not be fixed in an abstract level at the early stage. In our approach, such selection can be nondeterministically expressed by the internal choice in CSP.
Conclusion
In this paper, we have extended the process algebra CSP with two new operators • and $ for formally describing behaviors of components in sequence diagrams and for verifying them. Furthermore, we have proved CSP laws for • and $ as shown in Theorems 1 and 2, and we have presented a method for transforming processes which contain • and $ into standard processes, according to the CSP laws. The method allows us to use standard CSP-tools such as FDR.
We have developed a tool SD2CSP which is an implementation of our method, thus it generates CSP processes with • and $ from sequence diagrams and then transforms them to standard CSP processes in FDR syntax. SD2CSP can detect errors by verifying whether the concrete sequence diagrams behaves like the abstract sequence diagrams. We have demonstrated a sequence of usage of SD2CSP by an example of a shopping site.
It is a future work to extend SD2CSP with datapassing. Currently, data-passing between components has not been supported in SD2CSP yet, but various data-types such as integer, list, set, and user-defined type are supported in FDR. Therefore we believe it is feasible to verify datapassing. Also, we are discussing the refinements of datatypes.
And in the future, we plan to improve the usability of our tool SD2CSP, by extending preprocesses of sequence diagrams. We plan following preprocesses:
• Automatic insertion of state invariants from additional scenarios • Automatic complement of abnormal sequence diagrams
